

**Notice of References Cited**

Application/Control No.

10/073,492

Applicant(s)/Patent Under  
Reexamination  
EDIRISOORIYA ET AL.

Examiner

Brian R. Peugh

Art Unit

2187

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,519,685	02-2003	Chang, Stephen S.	711/141
	B	US-5,867,162	02-1999	O'Leary et al.	345/843
	C	US-5,765,199	06-1998	Chang et al.	711/168
	D	US-5,802,577	09-1998	Bhat et al.	711/146
	E	US-6,266,744	07-2001	Hughes et al.	711/146
	F	US-6,694,409	02-2004	Chang, Stephen S.	711/141
	G	US-6,615,323	09-2003	Petersen et al.	711/146
	H	US-6,425,060	07-2002	Mounes-Toussi et al.	711/158
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Handy, "The Cache Memory Book", © 1998 Academic Press, Inc. ,2 <sup>nd</sup> edition, p. 126, 127, 156-186.
	V	Lee, "A Secondary Cache Controller Design for a High-End Microprocessor", © 1992 IEEE, p. 1141-1146.
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

The